


Xilinx demo board: XC3ES500E Spartan3E FPGA




XC3ES500E Spartan3 FPGA

Table 1: Summary of Spartan-3E FPGA Attributes

Device	System Gates	Equivalent Logic Cells	CLB Array (One CLB = Four Slices)				Distributed RAM bits ⁽¹⁾	Block RAM bits ⁽¹⁾	Dedicated Multipliers	DCMs	Maximum User I/O	Maximum Differential I/O Pairs
			Rows	Columns	Total CLBs	Total Slices						
XC3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40
XC3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68
XC3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	232	92
XC3S1200E	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124
XC3S1600E	1600K	33,192	76	58	3,688	14,752	231K	648K	36	8	376	156

Notes:

1. By convention, one Kb is equivalent to 1,024 bits.



XC3ES500E pinout

I/O Capabilities


The Spartan-3E FPGA SelectIO interface supports many popular single-ended and differential standards. [Table 2](#) shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination.

Spartan-3E FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVC MOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3V PCI at 33 MHz, and in some devices, [66 MHz](#)
- HSTL I and III at 1.8V, commonly used in memory applications
- SSTL I at 1.8V and 2.5V, commonly used for memory applications

Spartan-3E FPGAs support the following differential standards:

- LVDS
- Bus LVDS
- mini-LVDS
- RSRS
- Differential HSTL (1.8V, Types I and III)
- Differential SSTL (2.5V and 1.8V, Type I)
- 2.5V LVPECL inputs





XC3ES500E pinout

Bank 0																				
A	GND	TDI	INPUT	I/O L24P_0	INPUT L22P_0	I/O L20N_0	INPUT ↔	I/O	VCCO_0	I/O L12N_0 GCLK7	I/O	I/O ♦	I/O L05P_0	I/O L04H_0	INPUT L02N_0	I/O L01N_0	TCK	GND		
B	PROG_B	GND	I/O L25N_0 HSWAP	I/O L24N_0	INPUT L22N_0	I/O L20P_0	VCCAUX	INPUT L13P_0 GCLK8	INPUT L13N_0 GCLK9	I/O VREF_0	VCCAUX	I/O L05N_0 VREF_0	I/O L04P_0	INPUT L02P_0	I/O L01P_0	GND	INPUT			
C	I/O L01P_3	I/O L01N_3	I/O L25P_0	I/O	I/O L23P_0	VCCO_0	I/O L16P_0	INPUT L16P_0	I/O L14P_0 GCLK10	I/O L14P_0 GCLK10	I/O L09P_0	INPUT L07P_0	VCCO_0	I/O L03N_0 VREF_0	INPUT	TDO	I/O L24H_1 LDC2			
D	I/O L02P_3	I/O L02N_3 VREF_3	INPUT	I/O ♦	I/O L23N_0 VREF_0	I/O L21P_0	I/O L18N_0 VREF_0	INPUT L16N_0	I/O L14N_0 GCLK11	I/O L14P_0 GCLK4	I/O L09N_0	INPUT L07N_0	INPUT ↔	I/O L03P_0	TMS	I/O L23N_1 LDC0	I/O L23P_1 HDC	INPUT VREF_1		
E	I/O L03N_3	I/O L03P_3	I/O L04N_3 ♦	VCCINT	I/O L21N_0	I/O L19N_0 VREF_0	I/O L17P_0	I/O L15P_0	I/O L11N_0 GCLK5	I/O L08P_0	I/O L09N_0	I/O VCCINT	I/O L22P_1 ♦	I/O L22N_1 ♦	INPUT ↔	INPUT				
F	I/O L05P_3	I/O L05N_3	VCCO_3	INPUT ↔	INPUT	VCCINT	I/O L19P_0	I/O L17N_0	I/O L16P_0	I/O L08N_0	I/O L08P_0	VCCINT	I/O L21P_1	VCCO_4	I/O L19N_1	I/O L19P_1				
G	INPUT	VCCAUX	I/O L08P_3	I/O L06N_3 VREF_3	I/O L07N_3	I/O L07P_3	GND	VCCO_0	I/O	INPUT L10N_0	VCCO_0	GND	I/O L20N_1	I/O L20P_1	I/O L18N_1	VCCAUX	INPUT			
H	I/O L10N_3	I/O L10P_3	I/O L09N_3	I/O L09P_3	I/O L09N_3	I/O L09P_3	VCCO_3	GND	GND	GND	VCCO_1	INPUT	I/O L17P_1	I/O L17N_1	I/O L16P_1	I/O L16H_1 AD	INPUT VREF_1			
J	I/O L12P_3 L12N_3 LHCCLK RDY2	GND	I/O L11N_3 LHCCLK1	I/O L10P_3 LHCCLK0	INPUT VREF_3	INPUT	GND	X	X	GND	I/O L15P_1 A2	I/O L15N_1 A1	I/O L14H_1 AD RHCLK7	I/O L14P_1 AD RHCLK6	I/O L13N_1 AS RHCLK5	I/O L13P_1 AD RHCLK4	RDY1	VCCO_1		
K	VCCO_3	INPUT	I/O L10P_3 LHCCLK2 RDY2	I/O L10N_3 LHCCLK3	I/O L14P_3 LHCCLK6	INPUT	GND	X	X	GND	I/O L14N_1 LHCCLK1	I/O L14P_1 LHCCLK0	I/O L12P_1 LHCCLK3 RDY1	I/O L12N_1 LHCCLK2	GND	INPUT	INPUT			
L	I/O L15P_3	I/O L15N_3	I/O L16P_3	I/O L16N_3	I/O L17N_3 VREF_3	I/O L17P_3	VCCO_3	GND	GND	GND	VCCO_1	INPUT	INPUT	I/O L09N_1 A11	I/O L09P_1 A12	I/O L10N_1 VREF_1	I/O L10P_1			
M	INPUT	VCCAUX	I/O L18N_3	I/O L18P_3	I/O L19P_3	I/O L19N_3	GND	VCCO_2	I/O L16N_2 GCLK12	I/O L16P_2 MO	VCCO_2	GND	I/O L05N_2 VREF_1	I/O L05P_1	I/O L07P_1	VCCAUX	I/O L08N_1			
N	INPUT	INPUT	VCCO_3	I/O L20P_3	I/O L20N_3	VCCINT	I/O L07P_2	I/O L09N_2	I/O L15P_2 GCLK12	I/O L15N_2 DIN D0	I/O L16N_2	I/O L21P_2 ♦	VCCINT	I/O L04H_1 ♦	I/O L04P_1 ♦	VCCO_1	INPUT	I/O L08P_1		
P	I/O L21N_3	I/O L21P_3 ♦	I/O L22N_3	VCCINT	I/O L05N_2	I/O L05P_2	INPUT L08P_2	I/O L10P_2	I/O L15N_2 GCLK9	I/O L15P_2 A20	I/O L16P_2 ♦	I/O L21P_2 ♦	VCCINT	INPUT ↔	I/O ♦	INPUT	I/O L08P_1	I/O L08N_1		
R	INPUT	I/O L23N_3	I/O L23P_3	INPUT VREF_3 ↔	I/O L04P_2	I/O L05P_2	INPUT L08N_2	I/O L10P_2	I/O D5	I/O L15P_2 D2 GCLK2	I/O	I/O L20N_2	I/O L22N_2 A22	I/O L24H_2 A22	I/O L03P_1	I/O L03N_1 VREF_1	INPUT	I/O L02P_1 A14		
T	I/O L24N_3	I/O L24P_3	I/O L01N_2 L01N_2 INIT_B	I/O L01N_2 CS0_B	I/O L04H_2	VCCO_2	INPUT L08P_2	I/O L10N_2	GND	INPUT L14N_2 M2 GCLK1	INPUT L17P_2	I/O L20P_2	VCCO_2	I/O L24P_2 A21	I/O L24P_2 V50 A17	I/O L01N_1 A15	I/O L02N_1 A13			
U	INPUT	GND	I/O L01P_2 L01P_2 BUSY	I/O L02P_2	INPUT L02P_2	I/O L06P_2 ♦	I/O VREF_2	INPUT ↔	VCCAUX	INPUT L11P_2	I/O L15P_2 D4 RHCLK8 GCLK0	INPUT L17N_2	VCCAUX	INPUT ↔	INPUT L23N_2 CCLK	GND	I/O L01P_1 A16	I/O L01P_1 A16		
V	GND	INPUT	INPUT L02N_2	INPUT L02P_2	I/O L06P_2 ♦	I/O VREF_2	I/O ♦	INPUT ↔	VCCAUX	INPUT L11P_2	I/O L15N_2 D8 GCLK15	I/O M1	I/O L19P_2	I/O L19N_2 VREF_2	INPUT L23P_2	I/O L25P_2 V52 A19	INPUT	DONE	GND	


102-120	I/O: Unrestricted, general-purpose user I/O
47-48	INPUT: Unrestricted, general-purpose input pin
2	CONFIG: Dedicated configuration pins
18	N.C.: Not connected. Only the XC3S500E has these pins (♦).
46	DUAL: Configuration pin, then possible user-I/O
16	CLK: User I/O, input, or global buffer input
4	JTAG: Dedicated JTAG port pins
28	GND: Ground
20-21	VREF: User I/O or input voltage reference for bank
20	VCCO: Output voltage supply for bank
8	VCCINT: Internal core supply voltage (+1.2V)
8	VCCAUX: Auxiliary supply voltage (+2.5V)

Bank 2






Xilinx demo board: XC3ES700AN Spartan3AN FPGA




XC3ES700AN Spartan3 FPGA

Device	System Gates	Equivalent Logic Cells	CLBs	Slices	Distributed RAM Bits ⁽¹⁾	Block RAM Bits ⁽¹⁾	Dedicated Multipliers	DCMs	Maximum User I/O	Maximum Differential I/O Pairs	Bitstream Size ⁽¹⁾	In-System Flash Bits
XC3S50AN	50K	1,584	176	704	11K	54K	3	2	108	50	427K	1M
XC3S200AN	200K	4,032	448	1792	28K	288K	16	4	195	90	1,168K	4M
XC3S400AN	400K	8,064	896	3,584	56K	360K	20	4	311	142	1.842K	4M
XC3S700AN	700K	13,248	1472	5,888	92K	360K	20	8	372	165	2,669K	8M
XC3S1400AN	1400K	25,344	2816	11,264	176K	576K	32	8	502	227	4,644K	16M





XC3S700AN-4FGG484C



- | | |
|-----|---|
| 195 | I/O: Unrestricted, general-purpose user I/O |
| 60 | INPUT: Unrestricted, general-purpose input pin |
| 51 | DUAL: Configuration pins, then possible user I/O |
| 33 | VREF: User I/O or input voltage reference for bank |
| 32 | CLK: User I/O, input, or clock buffer input |
| 2 | SUSPEND: Dedicated SUSPEND and dual-purpose AWAKE Power Management pins |
| 2 | CONFIG: Dedicated configuration pins |
| 4 | JTAG: Dedicated JTAG port pins |
| 53 | GND: Ground |
| 24 | VCCO: Output voltage supply for bank |
| 15 | VCCINT: Internal core supply voltage (+1.2V) |
| 10 | VCCAUX: Auxiliary supply voltage (+3.3V) |
| 3 | N.C.: Not connected |

Progetto FPGA Spartan-3E





Tools

ISE: Integrated System Environment, from HDL to bitstream file

Chipscope: debug tool, watch internal signals

