



A complex digital circuit diagram serves as the background for the slide. It features a grid of horizontal and vertical lines representing signal paths. Various logic components are integrated into the design, including several inverters (triangles with a dot), AND gates (D-shaped symbols), OR gates (curved symbols), and larger rectangular blocks that likely represent multiplexers or memory elements. The connections between these components are intricate, showing a high level of integration typical of VLSI design.

Design and development of high speed VLSI architectures for high energy physics

- ◆ Tesi di Dottorato di: dr. Alessandro Gabrielli
- ◆ e-mail: alessandro.gabrielli@bo.infn.it
- ◆ URL: <http://www.bo.infn.it/~gabrielli>
- ◆ Tutore: prof. Maurizio Basile



A complex digital circuit diagram serves as the background for the slide. It features a dense network of logic gates, including AND, OR, and NOT gates, interconnected by a web of lines representing signal paths. The diagram is rendered in a light gray color, providing a technical backdrop for the presentation content.

Talk Presentation

- ◆ Overview on Electronic Devices
- ◆ Pipeline Architecture: Example (5 slides)
- ◆ The Problem of Triggering in High Energy Physics (2 slides)
- ◆ A Typical Digital Design Flow
- ◆ The 4-Input Fuzzy Processor (4 slides)
- ◆ Silicon Drift Electronics For ALICE ITS (5 slides)
- ◆ Control Electronics for NEMO (2 slides)


Overview on Electronic Devices

- ◆ Application Specific Integrated Circuits - **ASICs**
- ◆ Field Programmable Gate Arrays - **FPGAs**
- ◆ Digital Signal Processors - DSPs
- ◆ General Purpose Microprocessors
- ◆ Other devices (pASICs, etc.)




Pipeline Architecture

Suppose a given task takes a long time compared to the clock period



Pipeline Architecture

or example the task takes 3 clock periods



If data must be processed the system takes

P


without using

a P P

architecture




Pipeline Architecture



Suppose the task is divided into
P P P A carried out at
the same time on di erent data



Pipeline Architecture



he
P P
architecture
takes



P
or
carr ing out
the same task



Pipeline Architecture

With data, P () pipeline phases, the pipeline architecture takes $G \cdot P$ clock periods instead of P periods of a non pipeline one

Gain




The Preliminary Design

G A

- ◆ Input rates (M in C)
- ◆ trigger level (I - II - III)
- ◆ technology (Digital-Analog, CMOS - iCMOS-GaAs)
- ◆ ASIC - PGA
- ◆ radiation tolerant - radiation hard
- ◆ Power Consumption



The Problem of Triggering in High Energy Physics




ASIC - Fuzzy Processor

FPGA - Programmable Device

13




A Typical Digital Design Flow





INFN
GR. 5

a ro Ce s

The 4-Input Fuzzy Processor



La o t
ie



tan ar Ce s

HW: SUN Sparc5

SW: Cadence 94.01




June 19, 2002

12

Dottorato di Ricerca di Alessandro Gabrielli

The 4-Input Fuzzy Processor

Silicon



Bondings

- Four 7-bit 7-Fuzzy-Set Inputs
- One 7-bit 128-Fuzzy-Set Output
- 2401 Fuzzy Rules
- $4 \rightarrow 16$ Active Rule
- $80 \rightarrow 320$ ns I/O Delay
- 50 MHz
- ES2 0.7 μm D DMSP
- 1300 mW @ 50 MHz

Digital

Double Metal

Singol Poly





INFN
GR. 5

The 4-Input Fuzzy Processor

POWER GROUND

interdigitized 200 μm wide wires

ES2 digital 0.7 μm



INFN
GR. 5

The 4-Input Fuzzy Processor

ES2 digital 0.7 μ m

1 er

EE wires


2 μ m erti al tr

μ m ri tal ra es



Silicon Drift Electronics For ALICE ITS



(picture taken from TDR 4 June 99)



INFN
GR. 3

Silicon Drift Electronics For ALICE ITS

Electronics for the
Silicon Drift
Detector Data
Acquisition
System





HW: SUN Sparc5 PC Pentium III
SW: Synopsys 98.08 Alliance 1.5i

CLB



INFN
GR. 3

Silicon Drift Electronics For ALICE ITS




XILINX XC4000E

- ✓ high routing capacity
- ✓ system clock rates of up to 80 MHz
- ✓ internal performance over 150 MHz
- ✓ 16x1 Dual Port / 16x2 Single Port RAM
- ✓ function generators

Device	Logic Gates	RAM Bits	Typical Gate Range	CLB Matrix	Total CLBs	FlipFlops	User I/O
XC4025E	25,000	32,768	15,000 - 45,000	32 x 32	1,024	2,560	256

(picture taken from TDR 4 June 99)


INFN
GR. 3



INFN
GR. 3

Silicon Drift Electronics For ALICE ITS

(picture taken from TDR 4 June 99)



Time Scheduling
ASIC May 2000




June 19, 2002

20

Dottorato di Ricerca di Alessandro Gabrielli

INFN
GR. 5-2

Control Electronics for NEMO



INFN
GR. 5-2

Control Electronics for NEMO

Time Scheduling
PCB July 2000

