

Design and development of high speed VLSI architectures for high energy physics

- ◆ Tesi di Dottorato di: dr. Alessandro Gabrielli
- ◆ e-mail: alessandro.gabrielli@bo.infn.it
- ◆ URL: <http://www.bo.infn.it/~gabrielli>
- ◆ Tutore: prof. Maurizio Basile




Talk Presentation

- ◆ Overview on Electronic Devices
- ◆ Pipeline Architecture: Example (5 slides)
- ◆ The Problem of Triggering in High Energy Physics (2 slides)
- ◆ A Typical Digital Design Flow
- ◆ The 4-Input Fuzzy Processor (4 slides)
- ◆ Silicon Drift Electronics For ALICE ITS (5 slides)
- ◆ Control Electronics for NEMO (2 slides)




Overview on Electronic Devices

- ◆ Application Specific Integrated Circuits - **ASICs**
- ◆ Field Programmable Gate Arrays - **FPGAs**
- ◆ Digital Signal Processors - DSPs
- ◆ General Purpose Microprocessors
- ◆ Other devices (pASICs, etc.)



Pipeline Architecture

Suppose a given task takes a long time compared to the clock period



Pipeline Architecture

For example the task takes $3T$ clock periods

$D @ t \rightarrow$ Too Long Time $\rightarrow D @ (t+3T)$

3 Clock Periods

Time

I data must be processed the system takes


P

without using


a Pipelined architecture



Pipeline Architecture






Pipeline Architecture




Pipeline Architecture

With P pipeline phases, the pipeline architecture takes $G \cdot P$ clock periods instead of P periods of a non pipeline one







The Problem of Triggering in High Energy Physics




A Typical Digital Design Flow





The 4-Input Fuzzy Processor



- Four 7-bit 7-Fuzzy-Set Inputs
- One 7-bit 128-Fuzzy-Set Output
- 2401 Fuzzy Rules
- $4 \rightarrow 16$ Active Rule
- $80 \rightarrow 320$ ns I/O Delay
- 50 MHz
- ES2 0.7 μ m D DMSP
- 1300 mW @ 50 MHz


Digital
Double Metal
Singol Poly

The 4-Input Fuzzy Processor


POWER GROUND

interdigitized 200 μm wide wires

ES2 digital 0.7 μm




The 4-Input Fuzzy Processor





Silicon Drift Electronics For ALICE ITS

(picture taken from TDR 4 June 99)



Silicon Drift Electronics For ALICE ITS



Electronics for the
Silicon Drift
Detector Data
Acquisition
System



HW: SUN Sparc5 PC Pentium III
SW:Synopsys 98.08 Alliance 1.5i



Silicon Drift Electronics For ALICE ITS




XILINX XC4000E

- ✓ high routing capacity
- ✓ system clock rates of up to 80 MHz
- ✓ internal performance over 150 MHz
- ✓ 16x1 Dual Port / 16x2 Single Port RAM
- ✓ function generators

Device - Logic Gates - RAM Bits - Typical Gate Range - CLB-Matrix - Total CLBs - FlipFlops - User I/O
XC4025E 25,000 32,768 15,000 - 45,000 32 x 32 1,024 2,560 256

(picture taken from TDR 4 June 99)


INFN
GR. 3




INFN
GR. 3

Silicon Drift Electronics For ALICE ITS

(picture taken from TDR 4 June 99)



Control Electronics for NEMO



Control Electronics for NEMO

